qcom-ipq8065.dtsi 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153
  1. #include "qcom-ipq8064.dtsi"
  2. / {
  3. model = "Qualcomm IPQ8065";
  4. compatible = "qcom,ipq8065", "qcom,ipq8064";
  5. qcom,pvs {
  6. qcom,pvs-format-a;
  7. qcom,speed0-pvs0-bin-v0 =
  8. < 1725000000 1262500 >,
  9. < 1400000000 1175000 >,
  10. < 1000000000 1100000 >,
  11. < 800000000 1050000 >,
  12. < 600000000 1000000 >,
  13. < 384000000 975000 >;
  14. qcom,speed0-pvs1-bin-v0 =
  15. < 1725000000 1225000 >,
  16. < 1400000000 1150000 >,
  17. < 1000000000 1075000 >,
  18. < 800000000 1025000 >,
  19. < 600000000 975000 >,
  20. < 384000000 950000 >;
  21. qcom,speed0-pvs2-bin-v0 =
  22. < 1725000000 1200000 >,
  23. < 1400000000 1125000 >,
  24. < 1000000000 1050000 >,
  25. < 800000000 1000000 >,
  26. < 600000000 950000 >,
  27. < 384000000 925000 >;
  28. qcom,speed0-pvs3-bin-v0 =
  29. < 1725000000 1175000 >,
  30. < 1400000000 1100000 >,
  31. < 1000000000 1025000 >,
  32. < 800000000 975000 >,
  33. < 600000000 925000 >,
  34. < 384000000 900000 >;
  35. qcom,speed0-pvs4-bin-v0 =
  36. < 1725000000 1150000 >,
  37. < 1400000000 1075000 >,
  38. < 1000000000 1000000 >,
  39. < 800000000 950000 >,
  40. < 600000000 900000 >,
  41. < 384000000 875000 >;
  42. qcom,speed0-pvs5-bin-v0 =
  43. < 1725000000 1100000 >,
  44. < 1400000000 1025000 >,
  45. < 1000000000 950000 >,
  46. < 800000000 900000 >,
  47. < 600000000 850000 >,
  48. < 384000000 825000 >;
  49. qcom,speed0-pvs6-bin-v0 =
  50. < 1725000000 1050000 >,
  51. < 1400000000 975000 >,
  52. < 1000000000 900000 >,
  53. < 800000000 850000 >,
  54. < 600000000 800000 >,
  55. < 384000000 775000 >;
  56. };
  57. soc: soc {
  58. rpm@108000 {
  59. regulators {
  60. smb208_s2a: s2a {
  61. regulator-min-microvolt = <775000>;
  62. regulator-max-microvolt = <1275000>;
  63. };
  64. smb208_s2b: s2b {
  65. regulator-min-microvolt = <775000>;
  66. regulator-max-microvolt = <1275000>;
  67. };
  68. };
  69. };
  70. /* Temporary fixed regulator */
  71. vsdcc_fixed: vsdcc-regulator {
  72. compatible = "regulator-fixed";
  73. regulator-name = "SDCC Power";
  74. regulator-min-microvolt = <3300000>;
  75. regulator-max-microvolt = <3300000>;
  76. regulator-always-on;
  77. };
  78. sdcc1bam:dma@12402000 {
  79. compatible = "qcom,bam-v1.3.0";
  80. reg = <0x12402000 0x8000>;
  81. interrupts = <0 98 0>;
  82. clocks = <&gcc SDC1_H_CLK>;
  83. clock-names = "bam_clk";
  84. #dma-cells = <1>;
  85. qcom,ee = <0>;
  86. };
  87. sdcc3bam:dma@12182000 {
  88. compatible = "qcom,bam-v1.3.0";
  89. reg = <0x12182000 0x8000>;
  90. interrupts = <0 96 0>;
  91. clocks = <&gcc SDC3_H_CLK>;
  92. clock-names = "bam_clk";
  93. #dma-cells = <1>;
  94. qcom,ee = <0>;
  95. };
  96. amba {
  97. compatible = "arm,amba-bus";
  98. #address-cells = <1>;
  99. #size-cells = <1>;
  100. ranges;
  101. sdcc1: sdcc@12400000 {
  102. status = "disabled";
  103. compatible = "arm,pl18x", "arm,primecell";
  104. arm,primecell-periphid = <0x00051180>;
  105. reg = <0x12400000 0x2000>;
  106. interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;
  107. interrupt-names = "cmd_irq";
  108. clocks = <&gcc SDC1_CLK>, <&gcc SDC1_H_CLK>;
  109. clock-names = "mclk", "apb_pclk";
  110. bus-width = <8>;
  111. max-frequency = <96000000>;
  112. non-removable;
  113. cap-sd-highspeed;
  114. cap-mmc-highspeed;
  115. vmmc-supply = <&vsdcc_fixed>;
  116. dmas = <&sdcc1bam 2>, <&sdcc1bam 1>;
  117. dma-names = "tx", "rx";
  118. };
  119. sdcc3: sdcc@12180000 {
  120. compatible = "arm,pl18x", "arm,primecell";
  121. arm,primecell-periphid = <0x00051180>;
  122. status = "disabled";
  123. reg = <0x12180000 0x2000>;
  124. interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
  125. interrupt-names = "cmd_irq";
  126. clocks = <&gcc SDC3_CLK>, <&gcc SDC3_H_CLK>;
  127. clock-names = "mclk", "apb_pclk";
  128. bus-width = <8>;
  129. cap-sd-highspeed;
  130. cap-mmc-highspeed;
  131. max-frequency = <192000000>;
  132. #mmc-ddr-1_8v;
  133. sd-uhs-sdr104;
  134. sd-uhs-ddr50;
  135. vqmmc-supply = <&vsdcc_fixed>;
  136. dmas = <&sdcc3bam 2>, <&sdcc3bam 1>;
  137. dma-names = "tx", "rx";
  138. };
  139. };
  140. };
  141. };