qcom-ipq8064-ea8500.dts 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399
  1. #include "qcom-ipq8064-v1.0.dtsi"
  2. #include <dt-bindings/input/input.h>
  3. / {
  4. model = "Linksys EA8500 WiFi Router";
  5. compatible = "linksys,ea8500", "qcom,ipq8064";
  6. memory@0 {
  7. reg = <0x42000000 0x1e000000>;
  8. device_type = "memory";
  9. };
  10. reserved-memory {
  11. #address-cells = <1>;
  12. #size-cells = <1>;
  13. ranges;
  14. rsvd@41200000 {
  15. reg = <0x41200000 0x300000>;
  16. no-map;
  17. };
  18. };
  19. aliases {
  20. serial0 = &uart4;
  21. mdio-gpio0 = &mdio0;
  22. led-boot = &power;
  23. led-failsafe = &power;
  24. led-running = &power;
  25. led-upgrade = &power;
  26. };
  27. chosen {
  28. bootargs = "console=ttyMSM0,115200n8";
  29. linux,stdout-path = "serial0:115200n8";
  30. append-rootblock = "ubi.mtd="; /* append to bootargs adding the root deviceblock nbr from bootloader */
  31. };
  32. soc {
  33. pinmux@800000 {
  34. button_pins: button_pins {
  35. mux {
  36. pins = "gpio65", "gpio67", "gpio68";
  37. function = "gpio";
  38. drive-strength = <2>;
  39. bias-pull-up;
  40. };
  41. };
  42. i2c4_pins: i2c4_pinmux {
  43. mux {
  44. pins = "gpio12", "gpio13";
  45. function = "gsbi4";
  46. drive-strength = <12>;
  47. bias-disable;
  48. };
  49. };
  50. led_pins: led_pins {
  51. mux {
  52. pins = "gpio6", "gpio53", "gpio54";
  53. function = "gpio";
  54. drive-strength = <2>;
  55. bias-pull-up;
  56. };
  57. };
  58. mdio0_pins: mdio0_pins {
  59. mux {
  60. pins = "gpio0", "gpio1";
  61. function = "gpio";
  62. drive-strength = <8>;
  63. bias-disable;
  64. };
  65. };
  66. nand_pins: nand_pins {
  67. mux {
  68. pins = "gpio34", "gpio35", "gpio36",
  69. "gpio37", "gpio38", "gpio39",
  70. "gpio40", "gpio41", "gpio42",
  71. "gpio43", "gpio44", "gpio45",
  72. "gpio46", "gpio47";
  73. function = "nand";
  74. drive-strength = <10>;
  75. bias-disable;
  76. };
  77. pullups {
  78. pins = "gpio39";
  79. bias-pull-up;
  80. };
  81. hold {
  82. pins = "gpio40", "gpio41", "gpio42",
  83. "gpio43", "gpio44", "gpio45",
  84. "gpio46", "gpio47";
  85. bias-bus-hold;
  86. };
  87. };
  88. rgmii2_pins: rgmii2_pins {
  89. mux {
  90. pins = "gpio27", "gpio28", "gpio29", "gpio30", "gpio31", "gpio32",
  91. "gpio51", "gpio52", "gpio59", "gpio60", "gpio61", "gpio62" ;
  92. function = "rgmii2";
  93. drive-strength = <8>;
  94. bias-disable;
  95. };
  96. };
  97. };
  98. gsbi@16300000 {
  99. qcom,mode = <GSBI_PROT_I2C_UART>;
  100. status = "ok";
  101. serial@16340000 {
  102. status = "ok";
  103. };
  104. /*
  105. * The i2c device on gsbi4 should not be enabled.
  106. * On ipq806x designs gsbi4 i2c is meant for exclusive
  107. * RPM usage. Turning this on in kernel manifests as
  108. * i2c failure for the RPM.
  109. */
  110. };
  111. sata-phy@1b400000 {
  112. status = "ok";
  113. };
  114. sata@29000000 {
  115. status = "ok";
  116. };
  117. phy@100f8800 { /* USB3 port 1 HS phy */
  118. status = "ok";
  119. };
  120. phy@100f8830 { /* USB3 port 1 SS phy */
  121. status = "ok";
  122. };
  123. phy@110f8800 { /* USB3 port 0 HS phy */
  124. status = "ok";
  125. };
  126. phy@110f8830 { /* USB3 port 0 SS phy */
  127. status = "ok";
  128. };
  129. usb30@0 {
  130. status = "ok";
  131. };
  132. usb30@1 {
  133. status = "ok";
  134. };
  135. pcie0: pci@1b500000 {
  136. status = "ok";
  137. phy-tx0-term-offset = <7>;
  138. };
  139. pcie1: pci@1b700000 {
  140. status = "ok";
  141. phy-tx0-term-offset = <7>;
  142. };
  143. pcie2: pci@1b900000 {
  144. status = "ok";
  145. phy-tx0-term-offset = <7>;
  146. };
  147. nand@1ac00000 {
  148. status = "ok";
  149. pinctrl-0 = <&nand_pins>;
  150. pinctrl-names = "default";
  151. nand-ecc-strength = <4>;
  152. nand-bus-width = <8>;
  153. #address-cells = <1>;
  154. #size-cells = <1>;
  155. SBL1@0 {
  156. label = "SBL1";
  157. reg = <0x0000000 0x0040000>;
  158. read-only;
  159. };
  160. MIBIB@40000 {
  161. label = "MIBIB";
  162. reg = <0x0040000 0x0140000>;
  163. read-only;
  164. };
  165. SBL2@180000 {
  166. label = "SBL2";
  167. reg = <0x0180000 0x0140000>;
  168. read-only;
  169. };
  170. SBL3@2c0000 {
  171. label = "SBL3";
  172. reg = <0x02c0000 0x0280000>;
  173. read-only;
  174. };
  175. DDRCONFIG@540000 {
  176. label = "DDRCONFIG";
  177. reg = <0x0540000 0x0120000>;
  178. read-only;
  179. };
  180. SSD@660000 {
  181. label = "SSD";
  182. reg = <0x0660000 0x0120000>;
  183. read-only;
  184. };
  185. TZ@780000 {
  186. label = "TZ";
  187. reg = <0x0780000 0x0280000>;
  188. read-only;
  189. };
  190. RPM@a00000 {
  191. label = "RPM";
  192. reg = <0x0a00000 0x0280000>;
  193. read-only;
  194. };
  195. art: art@c80000 {
  196. label = "art";
  197. reg = <0x0c80000 0x0140000>;
  198. read-only;
  199. };
  200. APPSBL@dc0000 {
  201. label = "APPSBL";
  202. reg = <0x0dc0000 0x0100000>;
  203. read-only;
  204. };
  205. u_env@ec0000 {
  206. label = "u_env";
  207. reg = <0x0ec0000 0x0040000>;
  208. };
  209. s_env@f00000 {
  210. label = "s_env";
  211. reg = <0x0f00000 0x0040000>;
  212. };
  213. devinfo@f40000 {
  214. label = "devinfo";
  215. reg = <0x0f40000 0x0040000>;
  216. };
  217. linux@f80000 {
  218. label = "kernel1";
  219. reg = <0x0f80000 0x2800000>; /* 3 MB spill to rootfs*/
  220. };
  221. rootfs@1280000 {
  222. label = "rootfs1";
  223. reg = <0x1280000 0x2500000>;
  224. };
  225. linux2@3780000 {
  226. label = "kernel2";
  227. reg = <0x3780000 0x2800000>;
  228. };
  229. rootfs2@3a80000 {
  230. label = "rootfs2";
  231. reg = <0x3a80000 0x2500000>;
  232. };
  233. syscfg@5f80000 {
  234. label = "syscfg";
  235. reg = <0x5f80000 0x2080000>;
  236. };
  237. };
  238. mdio0: mdio {
  239. compatible = "virtual,mdio-gpio";
  240. #address-cells = <1>;
  241. #size-cells = <0>;
  242. gpios = <&qcom_pinmux 1 GPIO_ACTIVE_HIGH &qcom_pinmux 0 GPIO_ACTIVE_HIGH>;
  243. pinctrl-0 = <&mdio0_pins>;
  244. pinctrl-names = "default";
  245. phy0: ethernet-phy@0 {
  246. device_type = "ethernet-phy";
  247. reg = <0>;
  248. qca,ar8327-initvals = <
  249. 0x00004 0x7600000 /* PAD0_MODE */
  250. 0x00008 0x1000000 /* PAD5_MODE */
  251. 0x0000c 0x80 /* PAD6_MODE */
  252. 0x000e4 0x6a545 /* MAC_POWER_SEL */
  253. 0x000e0 0xc74164de /* SGMII_CTRL */
  254. 0x0007c 0x4e /* PORT0_STATUS */
  255. 0x00094 0x4e /* PORT6_STATUS */
  256. >;
  257. };
  258. phy4: ethernet-phy@4 {
  259. device_type = "ethernet-phy";
  260. reg = <4>;
  261. };
  262. };
  263. gmac1: ethernet@37200000 {
  264. status = "ok";
  265. phy-mode = "rgmii";
  266. qcom,id = <1>;
  267. qcom,phy_mdio_addr = <4>;
  268. qcom,poll_required = <1>;
  269. qcom,rgmii_delay = <0>;
  270. qcom,emulation = <0>;
  271. pinctrl-0 = <&rgmii2_pins>;
  272. pinctrl-names = "default";
  273. fixed-link {
  274. speed = <1000>;
  275. full-duplex;
  276. };
  277. };
  278. //lan
  279. gmac2: ethernet@37400000 {
  280. status = "ok";
  281. phy-mode = "sgmii";
  282. qcom,id = <2>;
  283. qcom,phy_mdio_addr = <0>; /* none */
  284. qcom,poll_required = <0>; /* no polling */
  285. qcom,rgmii_delay = <0>;
  286. qcom,emulation = <0>;
  287. fixed-link {
  288. speed = <1000>;
  289. full-duplex;
  290. };
  291. };
  292. rpm@108000 {
  293. pinctrl-0 = <&i2c4_pins>;
  294. pinctrl-names = "default";
  295. };
  296. adm_dma: dma@18300000 {
  297. status = "ok";
  298. };
  299. };
  300. gpio-keys {
  301. compatible = "gpio-keys";
  302. pinctrl-0 = <&button_pins>;
  303. pinctrl-names = "default";
  304. wifi {
  305. label = "wifi";
  306. gpios = <&qcom_pinmux 67 GPIO_ACTIVE_LOW>;
  307. linux,code = <KEY_RFKILL>;
  308. };
  309. reset {
  310. label = "reset";
  311. gpios = <&qcom_pinmux 68 GPIO_ACTIVE_LOW>;
  312. linux,code = <KEY_RESTART >;
  313. };
  314. wps {
  315. label = "wps";
  316. gpios = <&qcom_pinmux 65 GPIO_ACTIVE_LOW>;
  317. linux,code = <KEY_WPS_BUTTON>;
  318. };
  319. };
  320. gpio-leds {
  321. compatible = "gpio-leds";
  322. pinctrl-0 = <&led_pins>;
  323. pinctrl-names = "default";
  324. wps {
  325. label = "ea8500:green:wps";
  326. gpios = <&qcom_pinmux 53 GPIO_ACTIVE_HIGH>;
  327. };
  328. power: power {
  329. label = "ea8500:white:power";
  330. gpios = <&qcom_pinmux 6 GPIO_ACTIVE_LOW>;
  331. default-state = "keep";
  332. };
  333. wifi {
  334. label = "ea8500:green:wifi";
  335. gpios = <&qcom_pinmux 54 GPIO_ACTIVE_HIGH>;
  336. };
  337. };
  338. };