SK-WB8.dts 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119
  1. /dts-v1/;
  2. #include "mt7621.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. #include <dt-bindings/gpio/gpio.h>
  5. / {
  6. model = "SamKnows Whitebox 8";
  7. memory@0 {
  8. device_type = "memory";
  9. reg = <0x0 0x8000000>;
  10. };
  11. chosen {
  12. bootargs = "console=ttyS0,57600";
  13. };
  14. gpio-leds {
  15. compatible = "gpio-leds";
  16. wps {
  17. label = "sk-wb8:green:wps";
  18. gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
  19. };
  20. usb {
  21. label = "sk-wb8:green:usb";
  22. gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
  23. };
  24. };
  25. gpio-keys-polled {
  26. compatible = "gpio-keys-polled";
  27. #address-cells = <1>;
  28. #size-cells = <0>;
  29. poll-interval = <20>;
  30. wps {
  31. label = "wps";
  32. gpios = <&gpio1 11 GPIO_ACTIVE_LOW>;
  33. linux,code = <KEY_WPS_BUTTON>;
  34. };
  35. reset {
  36. label = "reset";
  37. gpios = <&gpio1 9 GPIO_ACTIVE_LOW>;
  38. linux,code = <KEY_RESTART>;
  39. };
  40. };
  41. };
  42. &spi0 {
  43. status = "okay";
  44. m25p80@0 {
  45. #address-cells = <1>;
  46. #size-cells = <1>;
  47. compatible = "jedec,spi-nor";
  48. reg = <0>;
  49. spi-max-frequency = <10000000>;
  50. m25p,chunked-io = <32>;
  51. partition@0 {
  52. label = "u-boot";
  53. reg = <0x0 0x30000>;
  54. read-only;
  55. };
  56. partition@30000 {
  57. label = "u-boot-env";
  58. reg = <0x30000 0x10000>;
  59. };
  60. factory: partition@40000 {
  61. label = "factory";
  62. reg = <0x40000 0x10000>;
  63. read-only;
  64. };
  65. partition@50000 {
  66. label = "firmware";
  67. reg = <0x50000 0xfb0000>;
  68. };
  69. };
  70. };
  71. &pcie {
  72. status = "okay";
  73. pcie0 {
  74. mt76@0,0 {
  75. reg = <0x0000 0 0 0 0>;
  76. device_type = "pci";
  77. mediatek,mtd-eeprom = <&factory 0x8000>;
  78. ieee80211-freq-limit = <5000000 6000000>;
  79. };
  80. };
  81. pcie1 {
  82. mt76@1,0 {
  83. reg = <0x0000 0 0 0 0>;
  84. device_type = "pci";
  85. mediatek,mtd-eeprom = <&factory 0x0000>;
  86. };
  87. };
  88. };
  89. &ethernet {
  90. mtd-mac-address = <&factory 0xe000>;
  91. };
  92. &pinctrl {
  93. state_default: pinctrl0 {
  94. gpio {
  95. ralink,group = "i2c", "uart2", "uart3", "rgmii2", "sdhci";
  96. ralink,function = "gpio";
  97. };
  98. };
  99. };