FIREWRT.dts 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121
  1. /dts-v1/;
  2. #include "mt7621.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. model = "Firefly FireWRT";
  6. memory@0 {
  7. device_type = "memory";
  8. reg = <0x0 0x1c000000>, <0x20000000 0x4000000>;
  9. };
  10. chosen {
  11. bootargs = "console=ttyS0,57600";
  12. };
  13. gpio-leds {
  14. compatible = "gpio-leds";
  15. power {
  16. label = "firewrt:green:power";
  17. gpios = <&gpio0 22 1>;
  18. };
  19. };
  20. gpio-keys-polled {
  21. compatible = "gpio-keys-polled";
  22. #address-cells = <1>;
  23. #size-cells = <0>;
  24. poll-interval = <20>;
  25. wps {
  26. label = "wps";
  27. gpios = <&gpio0 18 1>;
  28. linux,code = <KEY_WPS_BUTTON>;
  29. };
  30. power {
  31. label = "power";
  32. gpios = <&gpio0 23 1>;
  33. linux,code = <KEY_POWER>;
  34. };
  35. };
  36. };
  37. &sdhci {
  38. status = "okay";
  39. };
  40. &spi0 {
  41. status = "okay";
  42. m25p80@0 {
  43. #address-cells = <1>;
  44. #size-cells = <1>;
  45. compatible = "jedec,spi-nor";
  46. reg = <0>;
  47. spi-max-frequency = <10000000>;
  48. m25p,chunked-io = <32>;
  49. partition@0 {
  50. label = "u-boot";
  51. reg = <0x0 0x30000>;
  52. read-only;
  53. };
  54. partition@30000 {
  55. label = "u-boot-env";
  56. reg = <0x30000 0x10000>;
  57. read-only;
  58. };
  59. factory: partition@40000 {
  60. label = "factory";
  61. reg = <0x40000 0x10000>;
  62. read-only;
  63. };
  64. partition@50000 {
  65. label = "firmware";
  66. reg = <0x50000 0xfb0000>;
  67. };
  68. };
  69. };
  70. &pcie {
  71. status = "okay";
  72. pcie0 {
  73. mt76@0,0 {
  74. reg = <0x0000 0 0 0 0>;
  75. device_type = "pci";
  76. mediatek,mtd-eeprom = <&factory 0x8000>;
  77. ieee80211-freq-limit = <5000000 6000000>;
  78. };
  79. };
  80. pcie1 {
  81. mt76@1,0 {
  82. reg = <0x0000 0 0 0 0>;
  83. device_type = "pci";
  84. mediatek,mtd-eeprom = <&factory 0x0000>;
  85. ieee80211-freq-limit = <2400000 2500000>;
  86. };
  87. };
  88. };
  89. &ethernet {
  90. mtd-mac-address = <&factory 0xe000>;
  91. };
  92. &pinctrl {
  93. state_default: pinctrl0 {
  94. gpio {
  95. ralink,group = "wdt", "rgmii2";
  96. ralink,function = "gpio";
  97. };
  98. };
  99. };