AI-BR100.dts 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108
  1. /dts-v1/;
  2. #include "mt7620a.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. compatible = "AI-BR100", "ralink,mt7620a-soc";
  6. model = "Aigale Ai-BR100";
  7. gpio-leds {
  8. compatible = "gpio-leds";
  9. wan {
  10. label = "ai-br100:blue:wan";
  11. gpios = <&gpio2 4 1>;
  12. };
  13. wlan {
  14. label = "ai-br100:blue:wlan";
  15. gpios = <&gpio3 0 1>;
  16. };
  17. };
  18. gpio-keys-polled {
  19. compatible = "gpio-keys-polled";
  20. #address-cells = <1>;
  21. #size-cells = <0>;
  22. poll-interval = <20>;
  23. reset {
  24. label = "reset";
  25. gpios = <&gpio0 12 1>;
  26. linux,code = <KEY_RESTART>;
  27. };
  28. };
  29. };
  30. &gpio2 {
  31. status = "okay";
  32. };
  33. &gpio3 {
  34. status = "okay";
  35. };
  36. &spi0 {
  37. status = "okay";
  38. m25p80@0 {
  39. #address-cells = <1>;
  40. #size-cells = <1>;
  41. compatible = "jedec,spi-nor";
  42. reg = <0 0>;
  43. spi-max-frequency = <10000000>;
  44. partition@0 {
  45. label = "u-boot";
  46. reg = <0x0 0x20000>;
  47. read-only;
  48. };
  49. partition@20000 {
  50. label = "u-boot-env";
  51. reg = <0x20000 0x10000>;
  52. read-only;
  53. };
  54. factory: partition@30000 {
  55. label = "factory";
  56. reg = <0x30000 0x10000>;
  57. read-only;
  58. };
  59. partition@40000 {
  60. label = "firmware";
  61. reg = <0x40000 0x7c0000>;
  62. };
  63. };
  64. };
  65. &ehci {
  66. status = "okay";
  67. };
  68. &ohci {
  69. status = "okay";
  70. };
  71. &pinctrl {
  72. state_default: pinctrl0 {
  73. gpio {
  74. ralink,group = "i2c", "uartf", "rgmii1", "rgmii2", "ephy", "wled", "nd_sd";
  75. ralink,function = "gpio";
  76. };
  77. };
  78. };
  79. &ethernet {
  80. pinctrl-names = "default";
  81. pinctrl-0 = <&ephy_pins>;
  82. mtd-mac-address = <&factory 0x4>;
  83. mediatek,portmap = "llllw";
  84. };
  85. &wmac {
  86. ralink,mtd-eeprom = <&factory 0>;
  87. };