Home Explore Help
Register Sign In
wareck
/
openwrt_lede
1
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 488fc98adf
Branches Tags
openwrt_lede
/
target
/
linux
/
brcm63xx
/
patches-4.4
/
347-MIPS-BCM6318-USB-support.patch

347-MIPS-BCM6318-USB-support.patch 4.7 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124 
  1. --- a/arch/mips/bcm63xx/usb-common.c
    2. 

  2. +++ b/arch/mips/bcm63xx/usb-common.c
    3. 

  3. @@ -109,6 +109,27 @@ void bcm63xx_usb_priv_ohci_cfg_set(void)
    4. 

  4.  		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_SETUP_6368_REG);
    5. 

  5.  		reg |= USBH_PRIV_SETUP_IOC_MASK;
    6. 

  6.  		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_SETUP_6368_REG);
    7. 

  7. +	} else if (BCMCPU_IS_6318()) {
    8. 

  8. +		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_PLL_CTRL1_6318_REG);
    9. 

  9. +		reg |= USBH_PRIV_PLL_CTRL1_SUSP_EN;
    10. 

  10. +		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_PLL_CTRL1_6318_REG);
    11. 

  11. +
    12. 

  12. +		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_SWAP_6318_REG);
    13. 

  13. +		reg &= ~USBH_PRIV_SWAP_OHCI_ENDN_MASK;
    14. 

  14. +		reg |= USBH_PRIV_SWAP_OHCI_DATA_MASK;
    15. 

  15. +		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_SWAP_6318_REG);
    16. 

  16. +
    17. 

  17. +		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_SETUP_6318_REG);
    18. 

  18. +		reg |= USBH_PRIV_SETUP_IOC_MASK;
    19. 

  19. +		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_SETUP_6318_REG);
    20. 

  20. +
    21. 

  21. +		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_PLL_CTRL1_6318_REG);
    22. 

  22. +		reg &= ~USBH_PRIV_PLL_CTRL1_IDDQ_PWRDN;
    23. 

  23. +		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_PLL_CTRL1_6318_REG);
    24. 

  24. +
    25. 

  25. +		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_SIM_CTRL_6318_REG);
    26. 

  26. +		reg |= USBH_PRIV_SIM_CTRL_LADDR_SEL;
    27. 

  27. +		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_SIM_CTRL_6318_REG);
    28. 

  28.  	}
    29. 

  29.  
    30. 

  30.  	spin_unlock_irqrestore(&usb_priv_reg_lock, flags);
    31. 

  31. @@ -144,6 +165,27 @@ void bcm63xx_usb_priv_ehci_cfg_set(void)
    32. 

  32.  		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_SETUP_6368_REG);
    33. 

  33.  		reg |= USBH_PRIV_SETUP_IOC_MASK;
    34. 

  34.  		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_SETUP_6368_REG);
    35. 

  35. +	} else if (BCMCPU_IS_6318()) {
    36. 

  36. +		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_PLL_CTRL1_6318_REG);
    37. 

  37. +		reg |= USBH_PRIV_PLL_CTRL1_SUSP_EN;
    38. 

  38. +		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_PLL_CTRL1_6318_REG);
    39. 

  39. +
    40. 

  40. +		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_SWAP_6318_REG);
    41. 

  41. +		reg &= ~USBH_PRIV_SWAP_EHCI_ENDN_MASK;
    42. 

  42. +		reg |= USBH_PRIV_SWAP_EHCI_DATA_MASK;
    43. 

  43. +		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_SWAP_6318_REG);
    44. 

  44. +
    45. 

  45. +		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_SETUP_6318_REG);
    46. 

  46. +		reg |= USBH_PRIV_SETUP_IOC_MASK;
    47. 

  47. +		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_SETUP_6318_REG);
    48. 

  48. +
    49. 

  49. +		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_PLL_CTRL1_6318_REG);
    50. 

  50. +		reg &= ~USBH_PRIV_PLL_CTRL1_IDDQ_PWRDN;
    51. 

  51. +		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_PLL_CTRL1_6318_REG);
    52. 

  52. +
    53. 

  53. +		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_SIM_CTRL_6318_REG);
    54. 

  54. +		reg |= USBH_PRIV_SIM_CTRL_LADDR_SEL;
    55. 

  55. +		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_SIM_CTRL_6318_REG);
    56. 

  56.  	}
    57. 

  57.  
    58. 

  58.  	spin_unlock_irqrestore(&usb_priv_reg_lock, flags);
    59. 

  59. --- a/arch/mips/include/asm/mach-bcm63xx/bcm63xx_regs.h
    60. 

  60. +++ b/arch/mips/include/asm/mach-bcm63xx/bcm63xx_regs.h
    61. 

  61. @@ -681,6 +681,12 @@
    62. 

  62.  #define GPIO_MODE_6368_SPI_SSN4		(1 << 30)
    63. 

  63.  #define GPIO_MODE_6368_SPI_SSN5		(1 << 31)
    64. 

  64.  
    65. 

  65. +#define GPIO_PINMUX_SEL0_6318		0x1c
    66. 

  66. +#define GPIO_PINMUX_SEL0_GPIO13_SHIFT	26
    67. 

  67. +#define GPIO_PINMUX_SEL0_GPIO13_MASK	(0x3 << GPIO_PINMUX_SEL0_GPIO13_SHIFT)
    68. 

  68. +#define GPIO_PINMUX_SEL0_GPIO13_PWRON	(1 << GPIO_PINMUX_SEL0_GPIO13_SHIFT)
    69. 

  69. +#define GPIO_PINMUX_SEL0_GPIO13_LED	(2 << GPIO_PINMUX_SEL0_GPIO13_SHIFT)
    70. 

  70. +#define GPIO_PINMUX_SEL0_GPIO13_GPIO	(3 << GPIO_PINMUX_SEL0_GPIO13_SHIFT)
    71. 

  71.  
    72. 

  72.  #define GPIO_PINMUX_OTHR_REG		0x24
    73. 

  73.  #define GPIO_PINMUX_OTHR_6328_USB_SHIFT 12
    74. 

  74. @@ -999,6 +1005,7 @@
    75. 

  75.  
    76. 

  76.  #define USBH_PRIV_SWAP_6358_REG		0x0
    77. 

  77.  #define USBH_PRIV_SWAP_6368_REG		0x1c
    78. 

  78. +#define USBH_PRIV_SWAP_6318_REG		0x0c
    79. 

  79.  
    80. 

  80.  #define USBH_PRIV_SWAP_USBD_SHIFT	6
    81. 

  81.  #define USBH_PRIV_SWAP_USBD_MASK	(1 << USBH_PRIV_SWAP_USBD_SHIFT)
    82. 

  82. @@ -1024,6 +1031,13 @@
    83. 

  83.  #define USBH_PRIV_SETUP_IOC_SHIFT	4
    84. 

  84.  #define USBH_PRIV_SETUP_IOC_MASK	(1 << USBH_PRIV_SETUP_IOC_SHIFT)
    85. 

  85.  
    86. 

  86. +#define USBH_PRIV_SETUP_6318_REG	0x00
    87. 

  87. +#define USBH_PRIV_PLL_CTRL1_6318_REG	0x04
    88. 

  88. +#define USBH_PRIV_PLL_CTRL1_SUSP_EN	(1 << 27)
    89. 

  89. +#define USBH_PRIV_PLL_CTRL1_IDDQ_PWRDN	(1 << 31)
    90. 

  90. +#define USBH_PRIV_SIM_CTRL_6318_REG	0x20
    91. 

  91. +#define USBH_PRIV_SIM_CTRL_LADDR_SEL	(1 << 5)
    92. 

  92. +
    93. 

  93.  
    94. 

  94.  /*************************************************************************
    95. 

  95.   * _REG relative to RSET_USBD
    96. 

  96. --- a/arch/mips/bcm63xx/boards/board_common.c
    97. 

  97. +++ b/arch/mips/bcm63xx/boards/board_common.c
    98. 

  98. @@ -127,6 +127,15 @@ void __init board_early_setup(const stru
    99. 

  99.  	}
    100. 

  100.  
    101. 

  101.  	bcm_gpio_writel(val, GPIO_MODE_REG);
    102. 

  102. +
    103. 

  103. +#if IS_ENABLED(CONFIG_USB)
    104. 

  104. +	if (BCMCPU_IS_6318() && (board.has_ehci0 || board.has_ohci0)) {
    105. 

  105. +		val = bcm_gpio_readl(GPIO_PINMUX_SEL0_6318);
    106. 

  106. +		val &= ~GPIO_PINMUX_SEL0_GPIO13_MASK;
    107. 

  107. +		val |= GPIO_PINMUX_SEL0_GPIO13_PWRON;
    108. 

  108. +		bcm_gpio_writel(val, GPIO_PINMUX_SEL0_6318);
    109. 

  109. +	}
    110. 

  110. +#endif
    111. 

  111.  }
    112. 

  112.  
    113. 

  113.  
    114. 

  114. --- a/arch/mips/bcm63xx/Kconfig
    115. 

  115. +++ b/arch/mips/bcm63xx/Kconfig
    116. 

  116. @@ -22,6 +22,8 @@ config BCM63XX_CPU_6318
    117. 

  117.  	bool "support 6318 CPU"
    118. 

  118.  	select SYS_HAS_CPU_BMIPS32_3300
    119. 

  119.  	select HW_HAS_PCI
    120. 

  120. +	select BCM63XX_OHCI
    121. 

  121. +	select BCM63XX_EHCI
    122. 

  122.  
    123. 

  123.  config BCM63XX_CPU_6328
    124. 

  124.  	bool "support 6328 CPU"
    125.