653-0037-rtl8xxxu-Improve-register-description-for-REG_FPGA1_.patch 1.1 KB

123456789101112131415161718192021222324252627282930
  1. From 5731f8a7485120836c42e0dfae61644588ffd119 Mon Sep 17 00:00:00 2001
  2. From: Jes Sorensen <Jes.Sorensen@redhat.com>
  3. Date: Fri, 29 Jul 2016 15:57:19 -0400
  4. Subject: [PATCH] rtl8xxxu: Improve register description for REG_FPGA1_TX_INFO
  5. This is based on Hal_SetAntenna() from the 8188eu driver
  6. Signed-off-by: Jes Sorensen <Jes.Sorensen@redhat.com>
  7. ---
  8. drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h | 9 +++++++++
  9. 1 file changed, 9 insertions(+)
  10. --- a/drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h
  11. +++ b/drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h
  12. @@ -944,6 +944,15 @@
  13. #define REG_FPGA1_RF_MODE 0x0900
  14. #define REG_FPGA1_TX_INFO 0x090c
  15. +#define FPGA1_TX_ANT_MASK 0x0000000f
  16. +#define FPGA1_TX_ANT_L_MASK 0x000000f0
  17. +#define FPGA1_TX_ANT_NON_HT_MASK 0x00000f00
  18. +#define FPGA1_TX_ANT_HT1_MASK 0x0000f000
  19. +#define FPGA1_TX_ANT_HT2_MASK 0x000f0000
  20. +#define FPGA1_TX_ANT_HT_S1_MASK 0x00f00000
  21. +#define FPGA1_TX_ANT_NON_HT_S1_MASK 0x0f000000
  22. +#define FPGA1_TX_OFDM_TXSC_MASK 0x30000000
  23. +
  24. #define REG_ANT_MAPPING1 0x0914
  25. #define REG_DPDT_CTRL 0x092c /* 8723BU */
  26. #define REG_RFE_CTRL_ANTA_SRC 0x0930 /* 8723BU */