110-fix_mpc8548_cds.patch 961 B

12345678910111213141516171819202122232425262728293031323334353637383940
  1. --- a/arch/powerpc/boot/dts/fsl/mpc8548si-post.dtsi
  2. +++ b/arch/powerpc/boot/dts/fsl/mpc8548si-post.dtsi
  3. @@ -131,7 +131,24 @@
  4. /include/ "pq3-i2c-0.dtsi"
  5. /include/ "pq3-i2c-1.dtsi"
  6. -/include/ "pq3-duart-0.dtsi"
  7. +
  8. + serial0: serial@4600 {
  9. + cell-index = <1>;
  10. + device_type = "serial";
  11. + compatible = "fsl,ns16550", "ns16550";
  12. + reg = <0x4600 0x100>;
  13. + clock-frequency = <0>;
  14. + interrupts = <42 2 0 0>;
  15. + };
  16. +
  17. + serial1: serial@4500 {
  18. + cell-index = <0>;
  19. + device_type = "serial";
  20. + compatible = "fsl,ns16550", "ns16550";
  21. + reg = <0x4500 0x100>;
  22. + clock-frequency = <0>;
  23. + interrupts = <42 2 0 0>;
  24. + };
  25. L2: l2-cache-controller@20000 {
  26. compatible = "fsl,mpc8548-l2-cache-controller";
  27. --- a/arch/powerpc/boot/dts/mpc8548cds_32b.dts
  28. +++ b/arch/powerpc/boot/dts/mpc8548cds_32b.dts
  29. @@ -75,6 +75,9 @@
  30. ranges = <0x0 0x0 0x0 0xc0000000 0x0 0x20000000>;
  31. };
  32. };
  33. + chosen {
  34. + linux,stdout-path = "/soc8548@e0000000/serial@4600";
  35. + };
  36. };
  37. /*