MT7620a_MT7530.dts 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. /dts-v1/;
  2. /include/ "mt7620a.dtsi"
  3. / {
  4. compatible = "ralink,mt7620a-eval-board", "ralink,mt7620a-soc";
  5. model = "Ralink MT7620a + MT7530 evaluation board";
  6. palmbus@10000000 {
  7. spi@b00 {
  8. status = "okay";
  9. m25p80@0 {
  10. #address-cells = <1>;
  11. #size-cells = <1>;
  12. compatible = "s25fl064k";
  13. reg = <0 0>;
  14. linux,modalias = "m25p80", "s25fl064k";
  15. spi-max-frequency = <10000000>;
  16. partition@0 {
  17. label = "u-boot";
  18. reg = <0x0 0x30000>;
  19. read-only;
  20. };
  21. partition@30000 {
  22. label = "u-boot-env";
  23. reg = <0x30000 0x10000>;
  24. read-only;
  25. };
  26. factory: partition@40000 {
  27. label = "factory";
  28. reg = <0x40000 0x10000>;
  29. read-only;
  30. };
  31. partition@50000 {
  32. label = "firmware";
  33. reg = <0x50000 0x7b0000>;
  34. };
  35. };
  36. };
  37. };
  38. pinctrl {
  39. state_default: pinctrl0 {
  40. gpio {
  41. ralink,group = "i2c", "uartf";
  42. ralink,function = "gpio";
  43. };
  44. };
  45. };
  46. ethernet@10100000 {
  47. status = "okay";
  48. pinctrl-names = "default";
  49. pinctrl-0 = <&rgmii1_pins &rgmii2_pins &mdio_pins>;
  50. ralink,port-map = "llllw";
  51. port@5 {
  52. status = "okay";
  53. ralink,fixed-link = <1000 1 1 1>;
  54. phy-mode = "rgmii";
  55. };
  56. mdio-bus {
  57. status = "okay";
  58. phy0: ethernet-phy@0 {
  59. reg = <0>;
  60. phy-mode = "rgmii";
  61. };
  62. phy1: ethernet-phy@1 {
  63. reg = <1>;
  64. phy-mode = "rgmii";
  65. };
  66. phy2: ethernet-phy@2 {
  67. reg = <2>;
  68. phy-mode = "rgmii";
  69. };
  70. phy3: ethernet-phy@3 {
  71. reg = <3>;
  72. phy-mode = "rgmii";
  73. };
  74. phy4: ethernet-phy@4 {
  75. reg = <4>;
  76. phy-mode = "rgmii";
  77. };
  78. phy1f: ethernet-phy@1f {
  79. reg = <0x1f>;
  80. phy-mode = "rgmii";
  81. };
  82. };
  83. };
  84. gsw@10110000 {
  85. ralink,port4 = "gmac";
  86. mediatek,mt7530 = <1>;
  87. };
  88. pcie@10140000 {
  89. status = "okay";
  90. };
  91. ehci@101c0000 {
  92. status = "okay";
  93. };
  94. ohci@101c1000 {
  95. status = "okay";
  96. };
  97. };