ARV7519RW22.dts 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235
  1. /dts-v1/;
  2. /include/ "vr9.dtsi"
  3. / {
  4. model = "ARV7519RW22 - Astoria Networks ARV7519RW22-A-LT";
  5. chosen {
  6. bootargs = "console=ttyLTQ0,115200 init=/etc/preinit";
  7. };
  8. memory@0 {
  9. reg = <0x0 0x8000000>;
  10. };
  11. fpi@10000000 {
  12. localbus@0 {
  13. nor-boot@0 {
  14. compatible = "lantiq,nor";
  15. bank-width = <2>;
  16. reg = <0 0x0 0x2000000>;
  17. #address-cells = <1>;
  18. #size-cells = <1>;
  19. partition@0 {
  20. label = "uboot";
  21. reg = <0x0 0x60000>;
  22. read-only;
  23. };
  24. partition@60000 {
  25. label = "uboot-env";
  26. reg = <0x60000 0x20000>;
  27. read-only;
  28. };
  29. partition@80000 {
  30. label = "firmware";
  31. reg = <0x80000 0x1e00000>;
  32. };
  33. partition@1e80000 {
  34. label = "dsl_fw";
  35. reg = <0x1e80000 0x100000>;
  36. };
  37. boardconfig: partition@1f80000 {
  38. label = "boardconfig";
  39. reg = <0x1f80000 0x80000>;
  40. read-only;
  41. };
  42. };
  43. };
  44. gpio: pinmux@E100B10 {
  45. pinctrl-names = "default";
  46. pinctrl-0 = <&state_default>;
  47. state_default: pinmux {
  48. mdio {
  49. lantiq,groups = "mdio";
  50. lantiq,function = "mdio";
  51. };
  52. pcie-rst {
  53. lantiq,pins = "io21";
  54. lantiq,pull = <0>;
  55. lantiq,output = <1>;
  56. };
  57. };
  58. };
  59. eth@E108000 {
  60. #address-cells = <1>;
  61. #size-cells = <0>;
  62. compatible = "lantiq,xrx200-net";
  63. reg = < 0xE108000 0x3000 /* switch */
  64. 0xE10B100 0x70 /* mdio */
  65. 0xE10B1D8 0x30 /* mii */
  66. 0xE10B308 0x30 /* pmac */
  67. >;
  68. interrupt-parent = <&icu0>;
  69. interrupts = <73 72>;
  70. lan: interface@0 {
  71. compatible = "lantiq,xrx200-pdi";
  72. #address-cells = <1>;
  73. #size-cells = <0>;
  74. reg = <0>;
  75. mtd-mac-address = <&boardconfig 0x16>;
  76. lantiq,switch;
  77. ethernet@0 {
  78. compatible = "lantiq,xrx200-pdi-port";
  79. reg = <0>;
  80. phy-mode = "rgmii";
  81. phy-handle = <&phy0>;
  82. };
  83. ethernet@1 {
  84. compatible = "lantiq,xrx200-pdi-port";
  85. reg = <4>;
  86. phy-mode = "mii";
  87. phy-handle = <&phy13>;
  88. };
  89. ethernet@2 {
  90. compatible = "lantiq,xrx200-pdi-port";
  91. reg = <5>;
  92. phy-mode = "mii";
  93. phy-handle = <&phy14>;
  94. };
  95. ethernet@3 {
  96. compatible = "lantiq,xrx200-pdi-port";
  97. reg = <2>;
  98. phy-mode = "mii";
  99. phy-handle = <&phy11>;
  100. };
  101. ethernet@4 {
  102. compatible = "lantiq,xrx200-pdi-port";
  103. reg = <3>;
  104. phy-mode = "mii";
  105. phy-handle = <&phy12>;
  106. };
  107. };
  108. mdio@0 {
  109. #address-cells = <1>;
  110. #size-cells = <0>;
  111. compatible = "lantiq,xrx200-mdio";
  112. phy0: ethernet-phy@0 {
  113. reg = <0x0>;
  114. compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
  115. };
  116. phy11: ethernet-phy@11 {
  117. reg = <0x11>;
  118. compatible = "lantiq,phy22f", "ethernet-phy-ieee802.3-c22";
  119. };
  120. phy12: ethernet-phy@12 {
  121. reg = <0x12>;
  122. compatible = "lantiq,phy22f", "ethernet-phy-ieee802.3-c22";
  123. };
  124. phy13: ethernet-phy@13 {
  125. reg = <0x13>;
  126. compatible = "lantiq,phy22f", "ethernet-phy-ieee802.3-c22";
  127. };
  128. phy14: ethernet-phy@14 {
  129. reg = <0x14>;
  130. compatible = "lantiq,phy22f", "ethernet-phy-ieee802.3-c22";
  131. };
  132. };
  133. };
  134. ifxhcd@E101000 {
  135. status = "okay";
  136. gpios = <&gpio 32 0>;
  137. };
  138. ifxhcd@E106000 {
  139. status = "okay";
  140. gpios = <&gpio 32 0>;
  141. };
  142. pcie@d900000 {
  143. status = "disabled";
  144. compatible = "lantiq,pcie-xway";
  145. };
  146. pci@E105400 {
  147. status = "disabled";
  148. compatible = "lantiq,pci-xway";
  149. };
  150. };
  151. gphy-xrx200 {
  152. compatible = "lantiq,phy-xrx200";
  153. firmware1 = "lantiq/vr9_phy22f_a1x.bin"; /*VR9 1.1*/
  154. firmware2 = "lantiq/vr9_phy22f_a2x.bin"; /*VR9 1.2*/
  155. phys = [ 00 01 ];
  156. };
  157. gpio-keys-polled {
  158. compatible = "gpio-keys-polled";
  159. #address-cells = <1>;
  160. #size-cells = <0>;
  161. poll-interval = <100>;
  162. wps {
  163. label = "wps";
  164. gpios = <&gpio 20 1>;
  165. linux,code = <0x211>;
  166. };
  167. reset {
  168. label = "reset";
  169. gpios = <&gpio 22 1>;
  170. linux,code = <0x198>;
  171. };
  172. rfkill {
  173. label = "rfkill";
  174. gpios = <&gpio 45 1>;
  175. linux,code = <0xf7>;
  176. };
  177. };
  178. gpio-leds {
  179. compatible = "gpio-leds";
  180. lan_green {
  181. label = "lan";
  182. gpios = <&gpio 2 1>;
  183. };
  184. internet_red {
  185. label = "internet_red";
  186. gpios = <&gpio 10 1>;
  187. };
  188. power_green {
  189. label = "power";
  190. gpios = <&gpio 14 1>;
  191. default-state = "on";
  192. };
  193. alarm_blue {
  194. label = "alarm";
  195. gpios = <&gpio 15 1>;
  196. };
  197. internet_orange {
  198. label = "internet_orange";
  199. gpios = <&gpio 19 1>;
  200. };
  201. internet_green {
  202. label = "internet_green";
  203. gpios = <&gpio 28 1>;
  204. };
  205. voice_green {
  206. label = "voice";
  207. gpios = <&gpio 29 1>;
  208. };
  209. };
  210. };