TEW-692GR.dts 1.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126
  1. /dts-v1/;
  2. #include "rt3883.dtsi"
  3. / {
  4. compatible = "TEW-692GR", "ralink,rt3883-soc";
  5. model = "TRENDnet TEW-692GR";
  6. nor-flash@1c000000 {
  7. compatible = "cfi-flash";
  8. reg = <0x1c000000 0x800000>;
  9. bank-width = <2>;
  10. #address-cells = <1>;
  11. #size-cells = <1>;
  12. partition@0 {
  13. reg = <0x0 0x0030000>;
  14. label = "u-boot";
  15. read-only;
  16. };
  17. partition@30000 {
  18. reg = <0x00030000 0x00010000>;
  19. label = "u-boot-env";
  20. read-only;
  21. };
  22. factory: partition@40000 {
  23. reg = <0x00040000 0x00010000>;
  24. label = "factory";
  25. read-only;
  26. };
  27. partition@50000 {
  28. reg = <0x00050000 0x007b0000>;
  29. label = "firmware";
  30. };
  31. };
  32. gpio-keys-polled {
  33. compatible = "gpio-keys-polled";
  34. #address-cells = <1>;
  35. #size-cells = <0>;
  36. poll-interval = <100>;
  37. reset {
  38. label = "reset";
  39. gpios = <&gpio0 10 1>;
  40. linux,code = <0x198>;
  41. };
  42. wps {
  43. label = "wps";
  44. gpios = <&gpio1 2 1>;
  45. linux,code = <0x211>;
  46. };
  47. };
  48. gpio-leds {
  49. compatible = "gpio-leds";
  50. wps {
  51. label = "tew-692gr:orange:wps";
  52. gpios = <&gpio0 9 1>;
  53. };
  54. wps2 {
  55. label = "tew-692gr:green:wps";
  56. gpios = <&gpio1 4 1>;
  57. };
  58. };
  59. };
  60. &gpio1 {
  61. status = "okay";
  62. };
  63. &pinctrl {
  64. state_default: pinctrl0 {
  65. gpio {
  66. ralink,group = "spi", "i2c", "jtag", "uartf";
  67. ralink,function = "gpio";
  68. };
  69. };
  70. };
  71. &ethernet {
  72. status = "okay";
  73. mtd-mac-address = <&factory 0x28>;
  74. port@0 {
  75. phy-handle = <&phy0>;
  76. phy-mode = "rgmii";
  77. };
  78. mdio-bus {
  79. status = "okay";
  80. phy0: ethernet-phy@0 {
  81. reg = <0>;
  82. };
  83. };
  84. };
  85. &pci {
  86. status = "okay";
  87. pinctrl-names = "default";
  88. pinctrl-0 = <&pci_pins>;
  89. pci_pins: pci {
  90. pci {
  91. ralink,group = "pci";
  92. ralink,function = "pci-fnc";
  93. };
  94. };
  95. host-bridge {
  96. pci-bridge@1 {
  97. status = "okay";
  98. };
  99. };
  100. };
  101. &wmac {
  102. ralink,5ghz = <0>;
  103. };