VR200v.dts 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275
  1. /dts-v1/;
  2. /include/ "vr9.dtsi"
  3. / {
  4. model = "VR200v - TP-LINK Archer VR200v";
  5. chosen {
  6. bootargs = "console=ttyLTQ0,115200 init=/etc/preinit";
  7. leds {
  8. boot = &power;
  9. failsafe = &power;
  10. dsl = &dsl;
  11. internet = &internet;
  12. usb = &usb;
  13. usb2 = &usb;
  14. };
  15. };
  16. memory@0 {
  17. reg = <0x0 0x7f00000>;
  18. };
  19. fpi@10000000 {
  20. gpio: pinmux@E100B10 {
  21. pinctrl-names = "default";
  22. pinctrl-0 = <&state_default>;
  23. state_default: pinmux {
  24. mdio {
  25. lantiq,groups = "mdio";
  26. lantiq,function = "mdio";
  27. };
  28. gphy-leds {
  29. lantiq,groups = "gphy0 led1", "gphy1 led1";
  30. lantiq,function = "gphy";
  31. lantiq,pull = <2>;
  32. lantiq,open-drain = <0>;
  33. lantiq,output = <1>;
  34. };
  35. phy-rst {
  36. lantiq,pins = "io42";
  37. lantiq,pull = <0>;
  38. lantiq,open-drain = <0>;
  39. lantiq,output = <1>;
  40. };
  41. pcie-rst {
  42. lantiq,pins = "io38";
  43. lantiq,pull = <0>;
  44. lantiq,output = <1>;
  45. };
  46. };
  47. pins_spi_default: pins_spi_default {
  48. spi_in {
  49. lantiq,groups = "spi_di";
  50. lantiq,function = "spi";
  51. };
  52. spi_out {
  53. lantiq,groups = "spi_do", "spi_clk",
  54. "spi_cs4";
  55. lantiq,function = "spi";
  56. lantiq,output = <1>;
  57. };
  58. };
  59. };
  60. ifxhcd@E101000 {
  61. status = "okay";
  62. gpios = <&gpio 33 0>;
  63. lantiq,portmask = <0x3>;
  64. };
  65. ifxhcd@E106000 {
  66. status = "okay";
  67. gpios = <&gpio 33 0>;
  68. };
  69. };
  70. gphy-xrx200 {
  71. compatible = "lantiq,phy-xrx200";
  72. firmware = "lantiq/vr9_phy11g_a2x.bin";
  73. phys = [ 00 01 ];
  74. };
  75. gpio-keys-polled {
  76. compatible = "gpio-keys-polled";
  77. #address-cells = <1>;
  78. #size-cells = <0>;
  79. poll-interval = <100>;
  80. reset {
  81. label = "reset";
  82. gpios = <&gpio 22 1>;
  83. linux,code = <0x198>;
  84. };
  85. wifi {
  86. label = "wifi";
  87. gpios = <&gpio 0 0>;
  88. linux,code = <0xf7>;
  89. linux,input-type = <5>; /* EV_SW */
  90. };
  91. wps {
  92. label = "wps";
  93. gpios = <&gpio 2 1>;
  94. linux,code = <0x211>;
  95. };
  96. dect_paging {
  97. label = "dect_paging";
  98. gpios = <&gpio 39 1>;
  99. linux,code = <0x211>;
  100. };
  101. };
  102. gpio-leds {
  103. compatible = "gpio-leds";
  104. power: power {
  105. label = "vr200v:blue:power";
  106. gpios = <&gpio 46 1>;
  107. };
  108. dsl: dsl {
  109. label = "vr200v:blue:dsl";
  110. gpios = <&gpio 4 1>;
  111. };
  112. internet: internet {
  113. label = "vr200v:blue:internet";
  114. gpios = <&gpio 5 1>;
  115. };
  116. usb: usb {
  117. label = "vr200v:blue:usb";
  118. gpios = <&gpio 25 1>;
  119. };
  120. eth {
  121. label = "vr200v:blue:lan";
  122. gpios = <&gpio 40 1>;
  123. };
  124. wlan {
  125. label = "vr200v:blue:wlan";
  126. gpios = <&gpio 24 1>;
  127. };
  128. wlan5g {
  129. label = "vr200v:blue:wlan5g";
  130. gpios = <&gpio 20 1>;
  131. };
  132. phone {
  133. label = "vr200v:blue:phone";
  134. gpios = <&gpio 44 1>;
  135. };
  136. };
  137. };
  138. &spi {
  139. pinctrl-names = "default";
  140. pinctrl-0 = <&pins_spi_default>;
  141. status = "ok";
  142. m25p80@4 {
  143. #address-cells = <1>;
  144. #size-cells = <1>;
  145. compatible = "jedec,spi-nor";
  146. reg = <4 0>;
  147. spi-max-frequency = <33250000>;
  148. m25p,fast-read;
  149. partitions {
  150. compatible = "fixed-partitions";
  151. #address-cells = <1>;
  152. #size-cells = <1>;
  153. partition@0 {
  154. reg = <0x0 0x20000>;
  155. label = "u-boot";
  156. read-only;
  157. };
  158. partition@20000 {
  159. reg = <0x20000 0xf90000>;
  160. label = "firmware";
  161. };
  162. partition@fb0000 {
  163. reg = <0xfb0000 0x10000>;
  164. label = "radioDECT";
  165. read-only;
  166. };
  167. partition@fc0000 {
  168. reg = <0xfc0000 0x10000>;
  169. label = "config";
  170. read-only;
  171. };
  172. romfile: partition@fd0000 {
  173. reg = <0xfd0000 0x10000>;
  174. label = "romfile";
  175. read-only;
  176. };
  177. partition@fe0000 {
  178. reg = <0xfe0000 0x10000>;
  179. label = "rom";
  180. read-only;
  181. };
  182. partition@ff0000 {
  183. reg = <0xff0000 0x10000>;
  184. label = "radio";
  185. read-only;
  186. };
  187. };
  188. };
  189. };
  190. &eth0 {
  191. lan: interface@0 {
  192. compatible = "lantiq,xrx200-pdi";
  193. #address-cells = <1>;
  194. #size-cells = <0>;
  195. reg = <0>;
  196. mtd-mac-address = <&romfile 0xf100>;
  197. lantiq,switch;
  198. ethernet@0 {
  199. compatible = "lantiq,xrx200-pdi-port";
  200. reg = <0>;
  201. phy-mode = "rgmii";
  202. phy-handle = <&phy0>;
  203. // gpios = <&gpio 42 1>;
  204. };
  205. ethernet@5 {
  206. compatible = "lantiq,xrx200-pdi-port";
  207. reg = <5>;
  208. phy-mode = "rgmii";
  209. phy-handle = <&phy5>;
  210. };
  211. ethernet@2 {
  212. compatible = "lantiq,xrx200-pdi-port";
  213. reg = <2>;
  214. phy-mode = "gmii";
  215. phy-handle = <&phy11>;
  216. };
  217. ethernet@3 {
  218. compatible = "lantiq,xrx200-pdi-port";
  219. reg = <4>;
  220. phy-mode = "gmii";
  221. phy-handle = <&phy13>;
  222. };
  223. };
  224. mdio@0 {
  225. #address-cells = <1>;
  226. #size-cells = <0>;
  227. compatible = "lantiq,xrx200-mdio";
  228. phy0: ethernet-phy@0 {
  229. reg = <0x0>;
  230. compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
  231. };
  232. phy5: ethernet-phy@5 {
  233. reg = <0x5>;
  234. compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
  235. };
  236. phy11: ethernet-phy@11 {
  237. reg = <0x11>;
  238. compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
  239. };
  240. phy13: ethernet-phy@13 {
  241. reg = <0x13>;
  242. compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
  243. };
  244. };
  245. };