503-board-CPVA642.patch 1.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445
  1. --- a/arch/mips/bcm63xx/boards/board_bcm963xx.c
  2. +++ b/arch/mips/bcm63xx/boards/board_bcm963xx.c
  3. @@ -680,6 +680,26 @@ static struct board_info __initdata boar
  4. },
  5. };
  6. +static struct board_info __initdata board_CPVA642 = {
  7. + .name = "CPVA642",
  8. + .expected_cpu_id = 0x6358,
  9. +
  10. + .has_uart0 = 1,
  11. + .has_enet1 = 1,
  12. + .has_pci = 1,
  13. +
  14. + .enet1 = {
  15. + .has_phy = 1,
  16. + .phy_id = 0,
  17. + .force_speed_100 = 1,
  18. + .force_duplex_full = 1,
  19. + },
  20. +
  21. + .has_ohci0 = 1,
  22. + .has_ehci0 = 1,
  23. +};
  24. +
  25. +
  26. static struct board_info __initdata board_AGPFS0 = {
  27. .name = "AGPF-S0",
  28. .expected_cpu_id = 0x6358,
  29. @@ -820,6 +840,7 @@ static const struct board_info __initcon
  30. &board_96358vw,
  31. &board_96358vw2,
  32. &board_AGPFS0,
  33. + &board_CPVA642,
  34. &board_DWVS0,
  35. &board_nb4_ser_r0,
  36. &board_nb4_fxc_r1,
  37. @@ -867,6 +888,7 @@ static struct of_device_id const bcm963x
  38. { .compatible = "pirelli,agpf-s0", .data = &board_AGPFS0, },
  39. { .compatible = "sfr,nb4-ser-r0", .data = &board_nb4_ser_r0, },
  40. { .compatible = "sfr,nb4-fxc-r1", .data = &board_nb4_fxc_r1, },
  41. + { .compatible = "telsey,cpva642", .data = &board_CPVA642, },
  42. #endif
  43. #ifdef CONFIG_BCM63XX_CPU_6368
  44. #endif