Home Explore Help
Register Sign In
wareck
/
openwrt-archive
1
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 2f76d8f3a7
Branches Tags
openwrt-archive
/
target
/
linux
/
brcm63xx
/
patches-4.1
/
349-MIPS-BCM63XX-add-BCM63268-USB-support.patch

349-MIPS-BCM63XX-add-BCM63268-USB-support.patch 5.0 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117 
  1. --- a/arch/mips/include/asm/mach-bcm63xx/bcm63xx_regs.h
    2. 

  2. +++ b/arch/mips/include/asm/mach-bcm63xx/bcm63xx_regs.h
    3. 

  3. @@ -1033,11 +1033,18 @@
    4. 

  4.  #define USBH_PRIV_SETUP_6368_REG	0x28
    5. 

  5.  #define USBH_PRIV_SETUP_IOC_SHIFT	4
    6. 

  6.  #define USBH_PRIV_SETUP_IOC_MASK	(1 << USBH_PRIV_SETUP_IOC_SHIFT)
    7. 

  7. +#define USBH_PRIV_SETUP_IPP_SHIFT	5
    8. 

  8. +#define USBH_PRIV_SETUP_IPP_MASK	(1 << USBH_PRIV_SETUP_IPP_SHIFT)
    9. 

  9.  
    10. 

  10.  #define USBH_PRIV_SETUP_6318_REG	0x00
    11. 

  11. +#define USBH_PRIV_PLL_CTRL1_6368_REG	0x18
    12. 

  12.  #define USBH_PRIV_PLL_CTRL1_6318_REG	0x04
    13. 

  13. -#define USBH_PRIV_PLL_CTRL1_SUSP_EN	(1 << 27)
    14. 

  14. -#define USBH_PRIV_PLL_CTRL1_IDDQ_PWRDN	(1 << 31)
    15. 

  15. +
    16. 

  16. +#define USBH_PRIV_PLL_CTRL1_6318_SUSP_EN	(1 << 27)
    17. 

  17. +#define USBH_PRIV_PLL_CTRL1_6318_IDDQ_PWRDN	(1 << 31)
    18. 

  18. +#define USBH_PRIV_PLL_CTRL1_63268_IDDQ_PWRDN	(1 << 9)
    19. 

  19. +#define USBH_PRIV_PLL_CTRL1_63268_PWRDN_DELAY	(1 << 10)
    20. 

  20. +
    21. 

  21.  #define USBH_PRIV_SIM_CTRL_6318_REG	0x20
    22. 

  22.  #define USBH_PRIV_SIM_CTRL_LADDR_SEL	(1 << 5)
    23. 

  23.  
    24. 

  24. --- a/arch/mips/bcm63xx/Kconfig
    25. 

  25. +++ b/arch/mips/bcm63xx/Kconfig
    26. 

  26. @@ -72,6 +72,8 @@ config BCM63XX_CPU_63268
    27. 

  27.  	bool "support 63268 CPU"
    28. 

  28.  	select SYS_HAS_CPU_BMIPS4350
    29. 

  29.  	select HW_HAS_PCI
    30. 

  30. +	select BCM63XX_OHCI
    31. 

  31. +	select BCM63XX_EHCI
    32. 

  32.  endmenu
    33. 

  33.  
    34. 

  34.  source "arch/mips/bcm63xx/boards/Kconfig"
    35. 

  35. --- a/arch/mips/bcm63xx/dev-usb-ehci.c
    36. 

  36. +++ b/arch/mips/bcm63xx/dev-usb-ehci.c
    37. 

  37. @@ -82,7 +82,7 @@ static struct platform_device bcm63xx_eh
    38. 

  38.  int __init bcm63xx_ehci_register(void)
    39. 

  39.  {
    40. 

  40.  	if (!BCMCPU_IS_6318() && !BCMCPU_IS_6328() && !BCMCPU_IS_6358() &&
    41. 

  41. -		!BCMCPU_IS_6362() && !BCMCPU_IS_6368())
    42. 

  42. +		!BCMCPU_IS_6362() && !BCMCPU_IS_6368() && !BCMCPU_IS_63268())
    43. 

  43.  		return 0;
    44. 

  44.  
    45. 

  45.  	ehci_resources[0].start = bcm63xx_regset_address(RSET_EHCI0);
    46. 

  46. --- a/arch/mips/bcm63xx/usb-common.c
    47. 

  47. +++ b/arch/mips/bcm63xx/usb-common.c
    48. 

  48. @@ -109,9 +109,24 @@ void bcm63xx_usb_priv_ohci_cfg_set(void)
    49. 

  49.  		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_SETUP_6368_REG);
    50. 

  50.  		reg |= USBH_PRIV_SETUP_IOC_MASK;
    51. 

  51.  		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_SETUP_6368_REG);
    52. 

  52. +	} else if (BCMCPU_IS_63268()) {
    53. 

  53. +		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_SWAP_6368_REG);
    54. 

  54. +		reg &= ~USBH_PRIV_SWAP_OHCI_ENDN_MASK;
    55. 

  55. +		reg |= USBH_PRIV_SWAP_OHCI_DATA_MASK;
    56. 

  56. +		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_SWAP_6368_REG);
    57. 

  57. +
    58. 

  58. +		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_SETUP_6368_REG);
    59. 

  59. +		reg |= USBH_PRIV_SETUP_IOC_MASK;
    60. 

  60. +		reg &= ~USBH_PRIV_SETUP_IPP_MASK;
    61. 

  61. +		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_SETUP_6368_REG);
    62. 

  62. +
    63. 

  63. +		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_PLL_CTRL1_6368_REG);
    64. 

  64. +		reg &= ~(USBH_PRIV_PLL_CTRL1_63268_IDDQ_PWRDN |
    65. 

  65. +			 USBH_PRIV_PLL_CTRL1_63268_PWRDN_DELAY);
    66. 

  66. +		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_PLL_CTRL1_6368_REG);
    67. 

  67.  	} else if (BCMCPU_IS_6318()) {
    68. 

  68.  		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_PLL_CTRL1_6318_REG);
    69. 

  69. -		reg |= USBH_PRIV_PLL_CTRL1_SUSP_EN;
    70. 

  70. +		reg |= USBH_PRIV_PLL_CTRL1_6318_SUSP_EN;
    71. 

  71.  		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_PLL_CTRL1_6318_REG);
    72. 

  72.  
    73. 

  73.  		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_SWAP_6318_REG);
    74. 

  74. @@ -124,7 +139,7 @@ void bcm63xx_usb_priv_ohci_cfg_set(void)
    75. 

  75.  		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_SETUP_6318_REG);
    76. 

  76.  
    77. 

  77.  		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_PLL_CTRL1_6318_REG);
    78. 

  78. -		reg &= ~USBH_PRIV_PLL_CTRL1_IDDQ_PWRDN;
    79. 

  79. +		reg &= ~USBH_PRIV_PLL_CTRL1_6318_IDDQ_PWRDN;
    80. 

  80.  		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_PLL_CTRL1_6318_REG);
    81. 

  81.  
    82. 

  82.  		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_SIM_CTRL_6318_REG);
    83. 

  83. @@ -165,9 +180,24 @@ void bcm63xx_usb_priv_ehci_cfg_set(void)
    84. 

  84.  		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_SETUP_6368_REG);
    85. 

  85.  		reg |= USBH_PRIV_SETUP_IOC_MASK;
    86. 

  86.  		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_SETUP_6368_REG);
    87. 

  87. +	} else if (BCMCPU_IS_63268()) {
    88. 

  88. +		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_SWAP_6368_REG);
    89. 

  89. +		reg &= ~USBH_PRIV_SWAP_EHCI_ENDN_MASK;
    90. 

  90. +		reg |= USBH_PRIV_SWAP_EHCI_DATA_MASK;
    91. 

  91. +		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_SWAP_6368_REG);
    92. 

  92. +
    93. 

  93. +		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_SETUP_6368_REG);
    94. 

  94. +		reg |= USBH_PRIV_SETUP_IOC_MASK;
    95. 

  95. +		reg &= ~USBH_PRIV_SETUP_IPP_MASK;
    96. 

  96. +		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_SETUP_6368_REG);
    97. 

  97. +
    98. 

  98. +		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_PLL_CTRL1_6368_REG);
    99. 

  99. +		reg &= ~(USBH_PRIV_PLL_CTRL1_63268_IDDQ_PWRDN |
    100. 

  100. +			 USBH_PRIV_PLL_CTRL1_63268_PWRDN_DELAY);
    101. 

  101. +		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_PLL_CTRL1_6368_REG);
    102. 

  102.  	} else if (BCMCPU_IS_6318()) {
    103. 

  103.  		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_PLL_CTRL1_6318_REG);
    104. 

  104. -		reg |= USBH_PRIV_PLL_CTRL1_SUSP_EN;
    105. 

  105. +		reg |= USBH_PRIV_PLL_CTRL1_6318_SUSP_EN;
    106. 

  106.  		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_PLL_CTRL1_6318_REG);
    107. 

  107.  
    108. 

  108.  		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_SWAP_6318_REG);
    109. 

  109. @@ -180,7 +210,7 @@ void bcm63xx_usb_priv_ehci_cfg_set(void)
    110. 

  110.  		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_SETUP_6318_REG);
    111. 

  111.  
    112. 

  112.  		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_PLL_CTRL1_6318_REG);
    113. 

  113. -		reg &= ~USBH_PRIV_PLL_CTRL1_IDDQ_PWRDN;
    114. 

  114. +		reg &= ~USBH_PRIV_PLL_CTRL1_6318_IDDQ_PWRDN;
    115. 

  115.  		bcm_rset_writel(RSET_USBH_PRIV, reg, USBH_PRIV_PLL_CTRL1_6318_REG);
    116. 

  116.  
    117. 

  117.  		reg = bcm_rset_readl(RSET_USBH_PRIV, USBH_PRIV_SIM_CTRL_6318_REG);
    118.