| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687 |
- From 1bdad90649f380ba652b6ff522646345c0b575c6 Mon Sep 17 00:00:00 2001
- From: Xiangfu <xiangfu@openmobilefree.net>
- Date: Mon, 1 Jul 2013 20:19:29 +0800
- Subject: [PATCH 2/2] add xc6slx16 ucf and a Makefile for xilinx tools
- ---
- bscan_spi/Makefile | 56 ++++++++++++++++++++++++++++++++++++++
- bscan_spi/bscan_s6_spi_isf_ext.ucf | 4 +++
- 2 files changed, 60 insertions(+)
- create mode 100644 bscan_spi/Makefile
- create mode 100644 bscan_spi/bscan_s6_spi_isf_ext.ucf
- diff --git a/bscan_spi/Makefile b/bscan_spi/Makefile
- new file mode 100644
- index 0000000..59dad6b
- --- /dev/null
- +++ b/bscan_spi/Makefile
- @@ -0,0 +1,56 @@
- +#
- +# Author: Xiangfu Liu
- +#
- +# This is free and unencumbered software released into the public domain.
- +# For details see the UNLICENSE file at the root of the source tree.
- +#
- +
- +all: bscan_s6_spi_isf_ext.bit
- +
- +# Build for m1
- +#FPGA_TARGET ?= xc6slx45-fgg484-2
- +
- +# Build for mini-slx9 board tqg144/ftg256/csg324
- +#FPGA_TARGET ?= xc6slx9-2-csg324
- +#FPGA_TARGET ?= xc6slx9-2-ftg256
- +FPGA_TARGET ?= xc6slx16-2-ftg256
- +
- +%.bit: %-routed.ncd
- +# -d disables DRC
- +# -b creates rawbits file .rbt
- +# -l creates logic allocation file .ll
- +# -w overwrite existing output file
- +# "-g compress" enables compression
- + if test -f $<; then bitgen -b -l -w $< $@; fi
- + mkdir -p bits
- + cp $@ bits/$(FPGA_TARGET).$@
- +
- +%.ncd: %.xdl
- + -xdl -xdl2ncd $<
- +
- +%-routed.ncd: %.ncd
- + par -w $< $@
- +
- +%.ncd: %.ngd
- + map -w $<
- +
- +%.ngd: %.ucf %.ngc
- + ngdbuild -uc $< $(@:.ngd=.ngc)
- +
- +%.ngc: %.xst
- + xst -ifn $<
- +
- +%.xst: %.prj
- + echo run > $@
- + echo -ifn $< >> $@
- + echo -top top >> $@
- + echo -ifmt MIXED >> $@
- + echo -opt_mode SPEED >> $@
- + echo -opt_level 1 >> $@
- + echo -ofn $(<:.prj=.ngc) >> $@
- + echo -p $(FPGA_TARGET) >> $@
- +
- +%.prj: %.v
- + for i in `echo $^`; do \
- + echo "verilog $(basename $<) $$i" >> $@; \
- + done
- diff --git a/bscan_spi/bscan_s6_spi_isf_ext.ucf b/bscan_spi/bscan_s6_spi_isf_ext.ucf
- new file mode 100644
- index 0000000..48098cd
- --- /dev/null
- +++ b/bscan_spi/bscan_s6_spi_isf_ext.ucf
- @@ -0,0 +1,4 @@
- +net "MISO" LOC = "P10";
- +net "MOSI" LOC = "T10";
- +net "DRCK1" LOC= "R11";
- +net "CSB" LOC = "T3";
- --
- 1.8.1.2
|
